FAIRCHILD

SEMICONDUCTOR

74VCX16721 Low Voltage 20-Bit D-Type Flip-Flops with 3.6V Tolerant Inputs and Outputs

General Description

The VCX16721 contains twenty non-inverting D-type flipflops with 3-STATE outputs and is intended for bus oriented applications.

The 74VCX16721 is designed for low voltage (1.4V to 3.6V) V_{CC} applications with I/O compatibility up to 3.6V.

The 74VCX16721 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

Features

- 1.4V to 3.6V V_{CC} supply operation
- 3.6V tolerant inputs and outputs
 t_{PD} (CLK to O_n)
 - 3.5 ns max for 3.0V to 3.6V V_{CC}
- Power-off high impedance inputs and outputs

March 1998

Revised October 2004


- Supports live insertion and withdrawal (Note 1)
- Static Drive (I_{OH}/I_{OL})
 - ±24 mA @ 3.0V V_{CC}
- Uses patented noise/EMI reduction circuitry
- Latch-up performance exceeds 300 mA
- ESD performance:
 - Human body model > 2000V
 - Machine model > 200V

Note 1: To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

Ordering Code:

Order Number Package Number Package Description						
74VCX16721MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide				
Device also available in	Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.					

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering co



Pin Descriptions

Pin Names	Description
OE	Output Enable Input (Active LOW)
CLK	Clock Input
D ₀ -D ₁₉	Inputs
O ₀ -O ₁₉	Outputs
CE	Clock Enable Input (Active LOW)

© 2004 Fairchild Semiconductor Corporation DS500143

74VCX16721

Connection D	iagram	
I I	1 56 2 55 3 54 4 52 5 52 6 51 7 50 8 45 9 48 10 47 11 46 12 45 13 44 14 43 15 42 16 41 17 46 19 35 20 37 21 36 22 35 23 34 24 32 25 32 26 31 27 30	- D0 - D1 - -
мс —	28 29	CE

CLK CE

ŌĒ

Truth Table

CLK	CE	OE	D ₀ –D ₁₉	O ₀ –O ₁₉
Х	Х	Н	Х	Z
х	н	L	х	O ₀
~	L	L	L	L
~	L	L	Н	Н
L or H	L	L	Х	O ₀

H = HIGH Voltage Level

D₀ - D_{1 9}

D

Q CLK

00-019

L = LOW Voltage Level X = Immaterial (HIGH or LOW, inputs may not float)

Z = High Impedance

 O_0 = Previous O_0 before LOW-to-HIGH transition of Clock \checkmark = LOW-to-HIGH transition

_ . ._ ..

Functional Description

The VCX16721 contains twenty D-type flip-flops with 3-STATE standard outputs. The twenty flip-flops will store the state of their individual D-type inputs that meet the setup and hold time requirements on the LOW-HIGH Clock (CLK) transition, when the Clock-Enable ($\overline{\text{CE}}$) is LOW. The 3-STATE standard outputs are controlled by the Output-Enable ($\overline{\text{OE}}$). When $\overline{\text{OE}}$ is HIGH, the standard outputs are in high impedance mode but this does not interfere with entering new data into the flip-flops.





Absolute Maximum Ratings(Note 2)

Recommended Operating

Supply Voltage (V _{CC})	-0.5V to +4.6V
DC Input Voltage (VI)	-0.5V to +4.6V
Output Voltage (V _O)	
Outputs 3-STATED	-0.5V to +4.6V
Outputs Active (Note 3)	–0.5V to V_{CC} + 0.5V
DC Input Diode Current (I_{IK}) $V_I < 0V$	–50 mA
DC Output Diode Current (I _{OK})	
V _O < 0V	–50 mA
V _O > V _{CC}	+50 mA
DC Output Source/Sink Current	
(I _{OH} /I _{OL})	±50 mA
DC V _{CC} or GND Current per	
Supply Pin (I _{CC} or GND)	±100 mA
Storage Temperature Range (T_{STG})	$-65^{\circ}C$ to $+150^{\circ}C$

Conditions (Note 4)	-
Power Supply	
Operating	1.4V to 3.6V
Input Voltage	-0.3V to +3.6V
Output Voltage (V _O)	
Output in Active States	0V to V_{CC}
Output in 3-STATE	0.0V to 3.6V
Output Current in I _{OH} /I _{OL}	
$V_{CC} = 3.0V$ to 3.6V	±24 mA
$V_{CC} = 2.3V$ to 2.7V	±18 mA
$V_{CC} = 1.65V$ to 2.3V	±6 mA
$V_{CC} = 1.4V$ to 1.6V	±2 mA
Free Air Operating Temperature (T_A)	$-40^{\circ}C$ to $+85^{\circ}C$
Minimum Input Edge Rate ($\Delta t/\Delta V$)	
V_{IN} = 0.8V to 2.0V, V_{CC} = 3.0V	10 ns/V

74VCX16721

Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: I_{O} Absolute Maximum Rating must be observed.

Note 4: Floating or unused inputs must be held HIGH or LOW.

DC Electrical Characteristics

Symbol	Parameter	Conditions	V _{CC} (V)	Min	Мах	Units
V _{IH}	HIGH Level Input Voltage		2.7 - 3.6	2.0		
			2.3 - 2.7	1.6		V
			1.65 - 2.3	$0.65 \ \mathrm{x} \ \mathrm{V_{CC}}$		v
			1.4 - 1.6	$0.65 \ \mathrm{x} \ \mathrm{V_{CC}}$		
V _{IL}	LOW Level Input Voltage		2.7 - 3.6		0.8	
			2.3 - 2.7		0.7	V
			1.65 - 2.3		$0.35 \times \mathrm{V_{CC}}$	v
			1.4 - 1.6		$0.35 \times V_{\rm CC}$	
V _{OH}	HIGH Level Output Voltage	I _{OH} = -100 μA	2.7 - 3.6	V _{CC} - 0.2		
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		
		$I_{OH} = -18 \text{ mA}$	3.0	2.4		
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		
		$I_{OH} = -100 \ \mu A$	2.3 - 2.7	V _{CC} - 0.2		
		$I_{OH} = -6 \text{ mA}$	2.3	2.0		V
		$I_{OH} = -12 \text{ mA}$	2.3	1.8		v
		$I_{OH} = -18 \text{ mA}$	2.3	1.7		
		I _{OH} = -100 μA	1.65 - 2.3	V _{CC} - 0.2		
		$I_{OH} = -6 \text{ mA}$	1.65	1.25		
		$I_{OH} = -100 \ \mu A$	1.4 - 1.6	V _{CC} - 0.2		
		$I_{OH} = -12 \text{ mA}$	1.4	1.05		

2
Ö
~
×
23
2
~
4

DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	v _{cc} (V)	Min	Max	Units
V _{OL}	LOW Level Output Voltage	I _{OL} = 100 μA	2.7 - 3.6		0.2	
		$I_{OL} = 12 \text{ mA}$	2.7		0.4	
		$I_{OL} = 18 \text{ mA}$	3.0		0.4	
		I _{OL} = 24 mA	3.0		0.55	
		I _{OL} = 100 μA	2.3 - 2.7		0.2	1
		$I_{OL} = 12 \text{ mA}$	2.3		0.4	V
		I _{OL} = 18 mA	2.3		0.6	
		I _{OL} = 100 μA	1.65 - 2.3		0.2	1
		I _{OL} = 6 mA	1.65		0.3	
		$I_{OL} = 100 \ \mu A$	1.4 - 1.6		0.2	
		I _{OL} = 2 mA	1.4		0.35	
I	Input Leakage Current	$0 \le V_I \le 3.6V$	1.4 - 3.6		±5.0	μΑ
oz	3-STATE Output Leakage	$0 \le V_O \le 3.6V$	44.00		110.0	
		$V_I = V_{IH} \text{ or } V_{IL}$	1.4 - 3.6		±10.0	μA
OFF	Power-OFF Leakage Current	$0 \le (V_I, V_O) \le 3.6V$	0		10.0	μΑ
сс	Quiescent Supply Current	$V_I = V_{CC}$ or GND	1.4 - 3.6		20.0	
		$V_{CC} \leq (V_I, V_O) \leq 3.6V \text{ (Note 5)}$	1.4 - 3.6		±20.0	μA
۱ _{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.7 - 3.6		750	μA

Note 5: Outputs disabled or 3-STATE only.

Symbol	Devementer	Conditions	Vcc	$T_A = -40^\circ$	C to +85°C	Units	Figure Number
	Parameter		(V)	Min	Max	Units	
f _{MAX}	Maximum Clock Frequency	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	250			
			2.5 ± 0.2	200		MHz	
			1.8 ± 0.15	100		IVITIZ	
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	80.0			
PHL	Propagation Delay	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	0.8	3.5		
^t PLH			2.5 ± 0.2	1.0	4.4		Figures 1, 2
			1.8 ± 0.15	1.5	8.8	ns	., =
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	17.6		Figures 7, 8
t _{PZL}	Output Enable Time	$C_{L} = 30 \text{ pF}, R_{L} = 500\Omega$	3.3 ± 0.3	0.8	3.8		
t _{PZH}			2.5 ± 0.2	1.0	4.9		Figures 1, 3, 4
			1.8 ± 0.15	1.5	9.8	ns	1, 3, 4
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	19.6		Figures 7, 9, 10
t _{PLZ}	Output Disable Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	0.8	3.7		
t _{PHZ}			2.5 ± 0.2	1.0	4.2	ns	Figures 1, 3, 4
			1.8 ± 0.15	1.5	7.6		
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	15.2		Figures 7, 9, 10
ts	Setup Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	1.5			
			2.5 ± 0.2	1.5		ns	Figure 6
			1.8 ± 0.15	2.5		115	Figure 6
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	3.0			
t _H	Hold Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	1.0			
			2.5 ± 0.2	1.0		ns	Figure 6
			1.8 ± 0.15	1.0		115	i iguie o
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	2.0			1
t _W	Pulse Width	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	1.5			
			2.5 ± 0.2	1.5		ns	Figure 5
			1.8 ± 0.15	4.0		113	i iguie J
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	4.0			
t _{OSHL}	Output to Output Skew	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3		0.5		
t _{OSLH}	(Note 7)		2.5 ± 0.2		0.5	ns	
			1.8 ± 0.15		0.75	113	1
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1		1.5		

Note 6: For C_{L} = 50 $_{P}\text{F},$ add approximately 300 ps to the AC maximum specification.

Note 7: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).


<u> </u>
2
Ö
~
×
ΰ
5
4
Ň


Dynamic Switching Characteristics


Symbol	Parameter	Conditions	V _{cc}	$T_A = +25^{\circ}C$	T _A = +25°C Typical Units
			(V)	Typical	
/ _{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	0.25	
			2.5	0.6	V
			3.3	0.8	
OLV	Quiet Output Dynamic Valley V _{OL}	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	-0.25	
			2.5	-0.6	V
			3.3	-0.8	
они	Quiet Output Dynamic Valley V _{OH}	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	1.5	
			2.5	1.9	V
			3.3	2.2	

Capacitance

Symbol	Parameter	Conditions	$T_A = +25^{\circ}C$	Units
			Typical	
CIN	Input Capacitance	V_{CC} = 1.8V, 2.5V or 3.3V, V_{I} = 0V or V_{CC}	6	pF
C _{OUT}	Output Capacitance	$V_I = 0V$ or V_{CC} , $V_{CC} = 1.8V$, 2.5V or 3.3V	7	pF
C _{PD}	Power Dissipation Capacitance	$V_I = 0V \text{ or } V_{CC}, f = 10 \text{ MHz},$	20	pF
		$V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$		







www.fairchildsemi.com

9